NXP Semiconductors /LPC15xx /DMA /ENABLECLR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ENABLECLR0

Description

Channel Enable Clear for all DMA channels.

Fields

CLR0	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR1	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR2	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR3	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR4	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR5	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR6	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR7	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR8	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR9	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR10	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR11	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR12	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR13	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR14	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR15	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR16	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
CLR17	Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n.
RESERVED	Reserved.

Links

()